High-speed multiplier

High-speed multiplier: The multiplier generally adopts the method of "plus one shift" to achieve multiplication. In order to improve the operation speed, ARM adopts the method of two-bit multiplication and realizes the operation of "plus one shift" according to the two bits of the multiplier. ARM high-speed multiplier adopts 32&TImes; 8-bit structure, so that the integration can be reduced (its corresponding chip area is less than 1/3 of the parallel multiplier).

Related Products