











**TPS54331** SLVS839F-JULY 2008-REVISED OCTOBER 2014

# TPS54331 3-A, 28-V Input, Step Down DC-DC Converter With Eco-mode™


#### **Features**

- 3.5 to 28-V Input Voltage Range
- Adjustable Output Voltage Down to 0.8 V
- Integrated 80-mΩ High-Side MOSFET Supports up to 3-A Continuous Output Current
- High Efficiency at Light Loads With a Pulse Skipping Eco-mode™
- Fixed 570 kHz Switching Frequency
- Typical 1-μA Shutdown Quiescent Current
- Adjustable Slow-Start Limits Inrush Currents
- Programmable UVLO Threshold
- Overvoltage Transient Protection
- Cycle-by-Cycle Current Limit, Frequency Fold Back, and Thermal Shutdown Protection
- Available in Easy-to-Use SOIC8 Package or Thermally Enhanced SOIC8 PowerPAD™ Package
- Create a Custom Design with WEBENCH Tools

### 2 Applications

- Consumer Applications such as Set-Top Boxes, CPE Equipment, LCD Displays, Peripherals, and **Battery Chargers**
- Industrial and Car-Audio Power Supplies
- 5-V, 12-V, and 24-V Distributed Power Systems

# **Simplified Schematic**



### Description


TPS54331 device is a 28-V, 3-A nonsynchronous buck converter that integrates a low R<sub>DS(on)</sub> high-side MOSFET. To increase efficiency at light loads, a pulse skipping Eco-mode feature is automatically activated. Furthermore, the 1-µA shutdown supply-current allows the device to be used in battery-powered applications. Current mode control with internal slope compensation simplifies the external compensation calculations and reduces component count while allowing the use of ceramic output capacitors. A resistor divider programs the hysteresis of the input undervoltage lockout. An overvoltage transient protection circuit limits voltage overshoots during startup and transient conditions. A cycle-by-cycle current-limit scheme, frequency foldback and thermal shutdown protect the device and the load in the event of an overload condition. The TPS54331 device is available in an 8-pin SOIC package and 8-pin SO PowerPAD package that have been internally optimized to improve thermal performance.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TD054004	SOIC (8)	4.00 mm 2.00 mm
TPS54331	SO PowerPAD (8)	4.90 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### TPS54331 (D Package) Efficiency



**Page** 



### **Table of Contents**

1	Features 1		8.4 Device Functional Modes	13
2	Applications 1	9	Application and Implementation	14
3	Description 1		9.1 Application Information	14
4	Simplified Schematic 1		9.2 Typical Application	14
5	Revision History2	10	Power Supply Recommendations	25
6	Pin Configuration and Functions 4	11	Layout	25
7	Specifications5		11.1 Layout Guidelines	25
	7.1 Absolute Maximum Ratings       5         7.2 Handling Ratings       5         7.3 Recommended Operating Conditions       5         7.4 Thermal Information       6         7.5 Electrical Characteristics       6         7.6 Switching Characteristics       6	12	11.2 Layout Example	26 27 27
8	7.7 Typical Characteristics		12.4 Electrostatic Discharge Caution	
	8.1 Overview       9         8.2 Functional Block Diagram       10         8.3 Feature Description       10	13	12.5 Glossary  Mechanical, Packaging, and Orderable Information	

### **5 Revision History**

Changes from Revision E (February 2012) to Revision F

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Added Handling Ratings table, Feature Description section, Device Functional Modes, Applicating Implementation section, Power Supply Recommendations section, Layout section, Device and Support section, and Mechanical, Packaging, and Orderable Information section.	Documentation
• Updated the inductor current equations for I <sub>L(RMS)</sub> and I <sub>L(PK)</sub>	16
Changes from Revision D (January 2012) to Revision E	Page
Changes from Revision C (March 2010) to Revision D	Page
Added the DDA Package to the Pin Assignments	4
Added the DDA Package to the Pin Assignments      Added TPS54331 device DDA option to the Ordering Information table	4 4
Added the DDA Package to the Pin Assignments	4 4
<ul> <li>Added the DDA Package to the Pin Assignments</li> <li>Added TPS54331 device DDA option to the Ordering Information table</li> </ul>	



C	hanges from Revision A (August 2008) to Revision B	Page
•	Added 25°C to the Switching frequency test condition in the Elect Char table.	<b>7</b>
•	Changed the Switching frequency Max value From: 740kHz To: 684kHz, and the Min value From: 400kHz To: 456kHz	<b>7</b>
•	Added 25°C to the Minimum controllable on time test condition in the Elec Char table	<mark>7</mark>
•	Changed the Minimum controllable on time TYP value From: 110ns To: 105ns, and the Max value From: 160ns to 130ns	<mark>7</mark>
•	Changed Rsense = $1\Omega/11$ To: $1\Omega/12$ in Equation 18 legend	18
•	Changed equation From: (V <sub>INmax</sub> - I <sub>Omin</sub> x Rin) To: (V <sub>INmax</sub> - I <sub>Omin</sub> x R <sub>DS(on) min</sub> )	21
C	hanges from Original (July 2008) to Revision A	Page
•	Changed the Elect Char - Shutdown supply current test condition From: -40°C to 25°C To: From: -40°C to 85°C and the MAX value from 10µA to 4µA	



# 6 Pin Configuration and Functions



### **Pin Functions**

	PIN	1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	воот	0	A 0.1-µF bootstrap capacitor is required between the BOOT and PH pins. If the voltage on this capacitor falls below the minimum requirement, the high-side MOSFET is forced to switch off until the capacitor is refreshed.
2	VIN	I	This pin is the 3.5- to 28-V input supply voltage.
3	EN	1	This pin is the enable pin. To disable, pull below 1.25 V. Float this pin to enable. Programming the input undervoltage lockout with two resistors is recommended.
4	SS	I	This pin is slow-start pin. An external capacitor connected to this pin sets the output rise time.
5	VSENSE	ı	This pin is the inverting node of the transconductance (gm) error amplifier.
6	COMP	0	This pin is the error-amplifier output and the input to the PWM comparator. Connect frequency compensation components to this pin.
7	GND	_	Ground pin
8	PH	0	The PH pin is the source of the internal high-side power MOSFET.
9	PowerPAD™	_	The PowerPAD is only available on the DDA package. For proper operation, the GND pin must be connected to the exposed pad



### 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VIN	-0.3	30	
	EN	-0.3	6	
Innut valtage	BOOT		38	V
Input voltage	VSENSE	-0.3	3	] v
	COMP	-0.3	3	
	SS	-0.3	3	
	воот-рн		8	
Output voltage	PH	-0.6	30	V
	PH (10-ns transient from ground to negative peak)		<b>-</b> 5	
	EN		100	μА
C	BOOT		100	mA
Source current	VSENSE		10	μА
	PH		9	Α
	VIN		9	Α
Sink current	COMP		100	
	SS		200	μА
Operating junction	on temperature, T <sub>J</sub>	-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ge	<del>-</del> 65	150	°C
V <sub>(ESD)</sub>	Flootrootatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	-2	2	kV
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-500	500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating Input Voltage on (VIN pin)	3.5	28	V
T <sub>J</sub> Operating junction temperature	-40	150	°C

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		DDA	UNIT
THERMAL METRIC (7)		8 PINS	8 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.3	48.7	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.7	52.4	
$R_{\theta JB}$	Junction-to-board thermal resistance	57.1	25.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	12.9	8.4	C/VV
ΨЈВ	Junction-to-board characterization parameter	56.5	25.2	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	2.3	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 7.5 Electrical Characteristics

 $T_{J} = -40$ °C to 150°C, VIN = 3.5 to 28 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)					
Internal undervoltage lockout threshold	Rising and falling			3.5	V
Shutdown supply current	EN = 0V, VIN = 12V, -40°C to 85°C		1	4	μΑ
Operating – non-switching supply current	VSENSE = 0.85 V		110	190	μА
ENABLE AND UVLO (EN PIN)					
Enable threshold	Rising and falling		1.25	1.35	V
Input current	Enable threshold – 50 mV		-1		μА
Input current	Enable threshold + 50 mV		-4		μА
VOLTAGE REFERENCE					
Voltage reference		0.772	0.8	0.828	V
HIGH-SIDE MOSFET					
On marintana	BOOT-PH = 3 V, VIN = 3.5 V		115	200	mΩ
On resistance	BOOT-PH = 6 V, VIN = 12 V		80	150	
ERROR AMPLIFIER		-1			
Error amplifier transconductance (gm)	$-2 \mu A < I_{(COMP)} < 2 \mu A, V_{(COMP)} = 1 V$		92		μmhos
Error amplifier DC gain <sup>(1)</sup>	VSENSE = 0.8 V		800		V/V
Error amplifier unity gain bandwidth <sup>(1)</sup>	5-pF capacitance from COMP to GND pins		2.7		MHz
Error amplifier source/sink current	V <sub>(COMP)</sub> = 1 V, 100-mV overdrive		±7		μА
Switch current to COMP transconductance	VIN = 12 V		12		A/V
PULSE SKIPPING ECO-MODE™		-1			
Pulse skipping Eco-mode™ switch current threshold			160		mA
CURRENT LIMIT				•	
Current-limit threshold	VIN = 12 V	3.5	5.8		Α
THERMAL SHUTDOWN					
Thermal Shutdown			165		°C
SLOW START (SS PIN)					
Charge current	V <sub>(SS)</sub> = 0.4 V		2		μА
SS to VSENSE matching	V <sub>(SS)</sub> = 0.4 V		10		mV

<sup>(1)</sup> Specified by design

### 7.6 Switching Characteristics

 $T_J = -40$ °C to 150°C, VIN = 3.5 to 28 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWITCHING FREQUENCY					




### **Switching Characteristics (continued)**

 $T_J = -40$ °C to 150°C, VIN = 3.5 to 28 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Switching Frequency	VIN = 12 V, 25°C	456	570	684	kHz
Minimum controllable on time	VIN = 12 V, 25°C		105	130	ns
Maximum controllable duty ratio (1)	BOOT-PH = 6 V	90%	93%		

<sup>(1)</sup> Specified by design

### 7.7 Typical Characteristics






Figure 2. Shutdown Quiescent Current vs Input Voltage




Figure 3. Switching Frequency vs Junction Temperature




Figure 4. Voltage Reference vs Junction Temperature

# TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**




Figure 5. Minimum Controllable ON Time vs Junction Temperature




Figure 6. Minimum Controllable Duty Ratio vs Junction Temperature




Figure 7. SS Charge Current vs Junction Temperature




Figure 8. Current-Limit Threshold vs Input Voltage

Submit Documentation Feedback



### 8 Detailed Description

#### 8.1 Overview

The TPS54331 device is a 28-V, 3-A, step-down (buck) converter with an integrated high-side n-channel MOSFET. To improve performance during line and load transients, the device implements a constant-frequency, current mode control which reduces output capacitance and simplifies external frequency compensation design. The TPS54331 device has a preset switching frequency of 570 kHz.

The TPS54331 device requires a minimum input voltage of 3.5 V for normal operation. The EN pin has an internal pullup current source that can adjust the input-voltage undervoltage lockout (UVLO) with two external resistors. In addition, the pullup current provides a default condition when the EN pin is floating for the device to operate. The operating current is 110  $\mu$ A (typical) when not switching and under no load. When the device is disabled, the supply current is 1  $\mu$ A (typical).

The integrated  $80\text{-m}\Omega$  high-side MOSFET allows for high-efficiency power-supply designs with continuous output currents up to 3 A.

The TPS54331 device reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by an external capacitor on the BOOT to PH pin. The boot capacitor voltage is monitored by an UVLO circuit and turns the high-side MOSFET off when the voltage falls below a preset threshold of 2.1 V (typical). The output voltage can be stepped down to as low as the reference voltage.


By adding an external capacitor, the slow-start time of the TPS54331 device can be adjustable which enables flexible output filter selection.

To improve the efficiency at light load conditions, the TPS54331 device enters a special pulse skipping Ecomode when the peak inductor current drops below 160 mA (typical).

The frequency foldback reduces the switching frequency during startup and overcurrent conditions to help control the inductor current. The thermal shutdown provides additional protection under fault conditions.



#### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Fixed-Frequency PWM Control

The TPS54331 device uses a fixed-frequency, peak-current mode control. The internal switching frequency of the TPS54331 device is fixed at 570 kHz.

### 8.3.2 Voltage Reference (V<sub>ref</sub>)

The voltage reference system produces a ±2% initial accuracy voltage reference (±3.5% over temperature) by scaling the output of a temperature-stable bandgap circuit. The typical voltage reference is designed at 0.8 V.

#### 8.3.3 Bootstrap Voltage (BOOT)

The TPS54331 device has an integrated boot regulator and requires a 0.1- $\mu$ F ceramic capacitor between the BOOT and PH pins to provide the gate-drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R- or X5R-grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the TPS54331 device is designed to operate at 100% duty cycle as long as the BOOT-to-PH pin voltage is greater than 2.1 V (typical).

#### 8.3.4 Enable and Adjustable Input Undervoltage Lockout (VIN UVLO)

The EN pin has an internal pullup current-source that provides the default condition of the device while operating when the EN pin floats.



#### **Feature Description (continued)**

The TPS54331 device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. Using an external VIN UVLO to add hysteresis is recommended unless the VIN voltage is greater than ( $V_{OUT} + 2$  V). To adjust the VIN UVLO with hysteresis, use the external circuitry connected to the EN pin as shown in Figure 9. When the EN pin voltage exceeds 1.25 V, an additional 3  $\mu$ A of hysteresis is added. Use Equation 1 and Equation 2 to calculate the resistor values required for the desired VIN UVLO threshold voltages. The  $V_{STOP}$  threshold should always be greater than 3.5 V.




Figure 9. Adjustable Input Undervoltage Lockout

Ren1 = 
$$\frac{V_{START} - V_{STOP}}{3 \mu A}$$

where

V<sub>START</sub> is the input start threshold voltage

• 
$$V_{STOP}$$
 is the input stop t

Ren2 = 
$$\frac{V_{EN}}{\frac{V_{START} - V_{EN}}{Ren1} + 1 \mu A}$$

where

#### 8.3.5 Programmable Slow Start Using SS Pin

Programming the slow-start time externally is highly recommended because no slow-start time is implemented internally. The TPS54331 device effectively uses the lower voltage of the internal voltage reference or the SS pin voltage as the reference voltage of the power supply that is fed into the error amplifier and regulates the output accordingly. A capacitor ( $C_{SS}$ ) on the SS pin to ground implements a slow-start time. The TPS54331 device has an internal pullup current-source of 2  $\mu$ A that charges the external slow-start capacitor. Use Equation 3 to calculate the slow-start time (10% to 90%).

$$T_{SS}(ms) = \frac{C_{SS}(nF) \times V_{ref}(V)}{I_{SS}(\mu A)}$$

where

• 
$$V_{ref} = 0.8 \text{ V}$$
  
•  $I_{SS} = 2 \mu A$  (3)

The slow-start time should be set between 1 ms to 10 ms to ensure good startup behavior. The value of the slow-start capacitor should not exceed 27 nF.

During normal operation, the TPS54331 device stops switching if the input voltage drops below the VIN UVLO threshold, the EN pin is pulled below 1.25 V, or a thermal shutdown event occurs.



### **Feature Description (continued)**

#### 8.3.6 Error Amplifier

The TPS54331 device has a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the internal effective voltage reference presented at the input of the error amplifier. The transconductance of the error amplifier is 92  $\mu$ A/V during normal operation. Frequency compensation components are connected between the COMP pin and ground.

#### 8.3.7 Slope Compensation

To prevent the sub-harmonic oscillations when operating the device at duty cycles greater than 50%, the TPS54331 device adds a built-in slope compensation which is a compensating ramp to the switch-current signal.

### 8.3.8 Current-Mode Compensation Design

To simplify design efforts using the TPS54331 device, the typical designs for common applications are listed in Table 1. For designs using ceramic output capacitors, proper derating of ceramic output capacitance is recommended when performing the stability analysis because the actual ceramic capacitance drops considerably from the nominal value when the applied voltage increases. See the *Detailed Design Procedure* section for the detailed guidelines or use the WEBENCH Software tool (www.Tl.com/WEBENCH).

VIN VOUT Co R<sub>01</sub> R<sub>O2</sub>  $C_2$  $C_1$  $R_3$  $f_{SW}$ (µH)  $(k\Omega)$  $(k\Omega)$ (pF) (pF)  $(k\Omega)$ (V) (V) (kHz) 12 5 570 6.8 Ceramic 33 µF, x2 10 1.91 39 4700 49.9 12 3.3 6.8 Ceramic 47µF, x2 10 3.24 47 1000 29.4 570 1.8 4.7 10 5600 12 570 Ceramic 100 µF 8.06 68 29.4 0.9 570 80.6 5600 29.4 12 3.3 Ceramic 100 µF, x2 10 56 12 5 570 6.8 Aluminum 330  $\mu F$ , 160 m $\Omega$ 10 1.91 68 120 29.4 12 3.3 570 6.8 Aluminum 470  $\mu$ F, 160 m $\Omega$ 10 3.24 82 220 10 8.06 12 1.8 570 4.7 SP 100  $\mu$ F, 15 m $\Omega$ 10 5600 29.4 68 0.9 SP 330  $\mu F,\,12~m\Omega$ 80.6 100 1200 49.9 12 570 3.3 10

Table 1. Typical Designs (Refer to the Simplified Schematic)

#### 8.3.9 Overcurrent Protection and Frequency Shift

The TPS54331 device implements current mode control that uses the COMP pin voltage to turn off the high-side MOSFET on a cycle-by-cycle basis. During each cycle the switch current and the COMP pin voltage are compared. When the peak inductor current intersects the COMP pin voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, causing the switch current to increase. The COMP pin has a maximum clamp internally, which limit the output current.

The TPS54331 device provides robust protection during short circuits. Overcurrent runaway is possible in the output inductor during a short circuit at the output. The TPS54331 device solves this issue by increasing the off time during short-circuit conditions by lowering the switching frequency. The switching frequency is divided by 1, 2, 4, and 8 as the voltage ramps from 0 to 0.8 V on VSENSE pin. The relationship between the switching frequency and the VSENSE pin voltage is listed in Table 2.

**Table 2. Switching Frequency Conditions** 

SWITCHING FREQUENCY	VSENSE PIN VOLTAGE
570 kHz	VSENSE ≥ 0.6 V
570 kHz / 2	0.6 V > VSENSE ≥ 0.4 V
570 kHz / 4	0.4 V > VSENSE ≥ 0.2 V
570 kHz / 8	0.2 V > VSENSE



### 8.3.10 Overvoltage Transient Protection

The TPS54331 device incorporates an overvoltage transient-protection (OVTP) circuit to minimize output voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP circuit includes an overvoltage comparator to compare the VSENSE pin voltage and internal thresholds. When the VSENSE pin voltage goes above  $109\% \times V_{ref}$ , the high-side MOSFET is forced off. When the VSENSE pin voltage falls below  $107\% \times V_{ref}$ , the high-side MOSFET is enabled again.

#### 8.3.11 Thermal Shutdown

The device implements an internal thermal shutdown to protect the device if the junction temperature exceeds 165°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. When the die temperature decreases below 165°C, the device reinitiates the power-up sequence.

#### 8.4 Device Functional Modes

### 8.4.1 Eco-mode™

The TPS54331 device is designed to operate in pulse skipping Eco-mode at light load currents to boost light load efficiency. When the peak inductor current is lower than 160 mA (typical), the COMP pin voltage falls to 0.5 V (typical) and the device enters Eco-mode. When the device is in Eco-mode, the COMP pin voltage is clamped at 0.5-V internally which prevents the high-side integrated MOSFET from switching. The peak inductor current must rise above 160 mA for the COMP pin voltage to rise above 0.5 V and exit Eco-mode. Because the integrated current comparator catches the peak inductor current only, the average load current entering Eco-mode varies with the applications and external output filters.

### 8.4.2 Operation With $V_{IN} < 3.5 \text{ V}$

The device is recommended to operate with input voltages above 3.5 V. The typical VIN UVLO threshold is not specified and the device can operate at input voltages down to the UVLO voltage. At input voltages below the actual UVLO voltage, the device does not switch. If the EN pin is externally pulled up or left floating, the device becomes active when the VIN pin passes the UVLO threshold. Switching begins when the slow-start sequence is initiated.

#### 8.4.3 Operation With EN Control

The enable threshold voltage is 1.25 V (typical). With the EN pin is held below that voltage the device is disabled and switching is inhibited even if the VIN pin is above the UVLO threshold. The IC quiescent current is reduced in this state. If the EN voltage increases above the threshold while the VIN pin is above the UVLO threshold, the device becomes active. Switching is enabled, and the slow-start sequence is initiated.



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS54331 device is typically used as a step-down converter, which converts a voltage from 3.5 V to 28 V to a lower voltage. WEBENCH software is available to aid in the design and analysis of circuits.

For additional design needs, see the following devices:

PARAMETER	TPS54231	TPS54232	TPS54233	TPS54331	TPS54332
I <sub>O</sub> (max)	2 A	2 A	2 A	3 A	3.5 A
Input voltage range	3.5 to 28 V	3.5 to 28 V			
Switching Frequency (typ)	570 kHz	1000 kHz	285 kHz	570 kHz	1000 kHz
Switch current limit (min)	2.3 A	2.3 A	2.3 A 2.3 A		4.2 A
Pin and package	8SOIC	8SOIC	8SOIC	8SOIC 8SO PowerPAD™	8SO PowerPAD™

### 9.2 Typical Application




Figure 10. Typical Application Schematic

### 9.2.1 Design Requirements

For this design example, use the values listed in Table 3 as the input parameters

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	7 to 28 V
Output voltage	3.3 V
Input ripple voltage	300 mV
Output ripple voltage	30 mV
Output current rating	3 A
Operating Frequency	570 kHz



#### 9.2.2 Detailed Design Procedure

The following design procedure can be used to select component values for the TPS54331 device. Alternately, the WEBENCH Software can be used to generate a complete design. The WEBENCH Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

#### 9.2.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the WEBENCH® Power Designer.

- 1. Start by entering your V<sub>IN</sub>, V<sub>OUT</sub> and I<sub>OUT</sub> requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - Run electrical simulations to see important waveforms and circuit performance,
  - Run thermal simulations to understand the thermal performance of your board,
  - Export your customized schematic and layout into popular CAD formats,
  - Print PDF reports for the design, and share your design with colleagues.

#### 9.2.2.2 Switching Frequency

The switching frequency for the TPS54331 device is fixed at 570 kHz.

#### 9.2.2.3 Output Voltage Set Point

The output voltage of the TPS54331 device is externally adjustable using a resistor divider network. As shown in Figure 10, this divider network is comprised of R5 and R6. The relationship of the output voltage to the resistor divider is given by Equation 4 and Equation 5.

$$R6 = \frac{R5 \times V_{ref}}{V_{OUT} - V_{ref}}$$
(4)

$$V_{OUT} = V_{ref} \times \left[ \frac{R5}{R6} + 1 \right]$$
 (5)

Select a value of R5 to be approximately 10 k $\Omega$ . Slightly increasing or decreasing the value of R5 can result in closer output-voltage matching when using standard value resistors. In this design, R4 = 10.2 k $\Omega$  and R = 3.24 k $\Omega$ , resulting in a 3.31-V output voltage. The 0- $\Omega$  resistor, R4, is provided as a convenient location to break the control loop for stability testing.

#### 9.2.2.4 Input Capacitors

The TPS54331 device requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The typical recommended value for the decoupling capacitor is 10  $\mu$ F. A high-quality ceramic type X5R or X7R is recommended. The voltage rating should be greater than the maximum input voltage. A smaller value can be used as long as all other requirements are met; however a value of 10  $\mu$ F has been shown to work well in a wide variety of circuits. Additionally, some bulk capacitance may be required, especially if the TPS54331 circuit is not located within about 2 inches from the input voltage source. The value for this capacitor is not critical but should be rated to handle the maximum input voltage including ripple voltage, and should filter the output so that input ripple voltage is acceptable. For this design two 4.7- $\mu$ F capacitors are used for the input decoupling capacitor. The capacitors are X7R dielectric rated for 50 V. The equivalent series resistance (ESR) is approximately 2 m $\Omega$  and the current rating is 3 A. Additionally, a small 0.01- $\mu$ F capacitor is included for high frequency filtering.

Use Equation 6 to calculate the input ripple voltage.

$$\Delta V_{\text{IN}} = \frac{I_{\text{O(MAX)}} \times 0.25}{C_{\text{BULK}} \times f_{\text{SW}}} + \left(I_{\text{O(MAX)}} \times \text{ESR}_{\text{MAX}}\right)$$

where

Submit Documentation Feedback



- I<sub>OUT(MAX)</sub> is the maximum load current
- $f_{\text{SW}}$  is the switching frequency
- C<sub>BULK</sub> is the bulk capacitor value
- ESR<sub>MAX</sub> is the maximum series resistance of the bulk capacitor

(6)

The maximum RMS ripple current must also be checked. For worst case conditions, use Equation 7 to calculate the maximum-RMS input ripple current,  $I_{CIN(RMS)}$ .

$$I_{CIN(RMS)} = \frac{I_{O(MAX)}}{2} \tag{7}$$

In this case, the input ripple voltage is 143 mV and the RMS ripple current is 1.5 A.

#### NOTE

The actual input voltage ripple is greatly affected by parasitics associated with the layout and the output impedance of the voltage source.

The actual input voltage ripple for this circuit is listed in Table 3 and is larger than the calculated value. This measured value is still below the specified input limit of 300 mV. The maximum voltage across the input capacitors would be  $V_{IN(MAX)} + \Delta V_{IN}$  / 2. The selected bulk and bypass capacitors are each rated for 50 V and the ripple current capacity is greater than 3 A, both providing ample margin. The maximum ratings for voltage and current must not be exceeded under any circumstance.

### 9.2.2.5 Output Filter Components

Two components must be selected for the output filter, L1 and C2. Because the TPS54331 device is an externally compensated device, a wide range of filter component types and values can be supported.

#### 9.2.2.5.1 Inductor Selection

To calculate the minimum value of the output inductor, use Equation 8.

$$L_{MIN} = \frac{V_{OUT(MAX)} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times f_{SW}}$$

where

 K<sub>IND</sub> is a coefficient that represents the amount of inductor ripple current relative to the maximum output current
 (8)

In general, this value is at the discretion of the designer; however, the following guidelines may be used. For designs using low-ESR output capacitors, such as ceramics, a value as high as  $K_{IND} = 0.3$  may be used. When using higher ESR output capacitors,  $K_{IND} = 0.2$  yields better results.

For this design example, use  $K_{IND}$  = 0.3 and the minimum inductor value is calculated as 5.7  $\mu$ H. For this design, a large value was selected: 6.8  $\mu$ H.

For the output filter inductor, do not exceed the RMS current and saturation current ratings. Use Equation 9 to calculate the inductor ripple current (I<sub>LPP</sub>).

$$I_{LPP} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} \times f_{SW} \times 0.8}$$
(9)

Use Equation 10 to calculate the RMS inductor current.

$$I_{L(RMS)} = \sqrt{I^2_{OUT(MAX)} + \frac{1}{12} \times I^2_{LPP}}$$
(10)

Use Equation 11 to calculate the peak inductor current.

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{I_{LPP}}{2}$$
(11)



For this design, the RMS inductor current is 3.01 A and the peak inductor current is 3.47 A. The selected inductor is a Sumida CDRH103-6R8, 6.8  $\mu$ H. This inductor has a saturation current rating of 3.84 A and an RMS current rating of 3.6 A, which meets these requirements. Smaller or larger inductor values can be used depending on the amount of ripple current the designer wants to allow, so long as the other design requirements are met. Larger value inductors will have lower AC current and result in lower output voltage ripple, while smaller inductor values will increase AC current and output voltage ripple. In general, inductor values for use with the TPS54331 device are in the range of 6.8 to 47  $\mu$ H.

#### 9.2.2.6 Capacitor Selection

The important design factors for the output capacitor are DC voltage rating, ripple current rating, and equivalent series resistance (ESR). The DC voltage and ripple current ratings cannot be exceeded. The ESR is important because along with the inductor current it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed-loop crossover frequency of the design and LC corner frequency of the output filter. In general, keeping the closed-loop crossover frequency at less than 1/5 of the switching frequency is desired. With high switching frequencies such as the 570-kHz frequency of this design, internal circuit limitations of the TPS54331 device limit the practical maximum crossover frequency to about 25 kHz. In general, the closed-loop crossover frequency should be higher than the corner frequency determined by the load impedance and the output capacitor. Use Equation 12 to calculate the limits of the minimum capacitor value.

$$C_{O(MIN)} = 1/(2 \times \pi \times R_O \times F_{CO(MAX)})$$

where

•  $R_O$  is the output load impedance  $(V_O / I_O)$ 

For a desired maximum crossover of 25 kHz the minimum value for the output capacitor is approximately 5.8  $\mu$ F. This value may not satisfy the output ripple voltage requirement. The output ripple voltage consists of two components; the voltage change because of the charge and discharge of the output filter capacitance and the voltage change because the ripple current times the ESR of the output filter capacitor. Use Equation 13 to estimate the output ripple voltage.

$$V_{OPP} = I_{LPP} \left[ \frac{(D - 0.5)}{4 \times f_{SW} \times C_O} + R_{ESR} \right]$$
(13)

The maximum ESR of the output capacitor can be determined from the amount of allowable output ripple as specified in the initial design parameters. The contribution to the output ripple voltage because the ESR is the inductor ripple current times the ESR of the output filter. Therefore, use Equation 14 to calculate the maximum specified ESR as listed in the capacitor data sheet.

$$ESR_{max} = \frac{V_{OPP(MAX)}}{I_{LPP}} - \frac{(D - 0.5)}{4 \times f_{SW} \times C_O}$$

where

Use Equation 15 to calculate the maximum RMS ripple current.

$$I_{\text{COUT}(\text{RMS})} = \frac{1}{\sqrt{12}} \times \left( \frac{V_{\text{OUT}} \times \left( V_{\text{IN}(\text{MAX})} - V_{\text{OUT}} \right)}{V_{\text{IN}(\text{MAX})} \times L_{\text{OUT}} \times f_{\text{SW}} \times N_{\text{C}}} \right)$$

where

For this design example, two 47- $\mu$ F ceramic output capacitors are selected for C8 and C9. These capacitors are TDK C3216X5R0J476MT, rated at 6.3 V with a maximum ESR of 2 m $\Omega$  and a ripple current rating in excess of 3 A. The calculated total RMS ripple current is 161 mA (80.6 mA each) and the maximum total ESR required is 43 m $\Omega$ . These output capacitors exceed the requirements by a wide margin and result in a reliable, high-performance design.



#### NOTE

The actual capacitance in circuit may be less than the catalog value when the output is operating at the desired output of 3.3 V.

The selected output capacitor must be rated for a voltage greater than the desired output voltage plus half of the ripple voltage. Any derating amount must also be included. Other capacitor types work well with the TPS54331 device, depending on the needs of the application.

#### 9.2.2.7 Compensation Components

The external compensation used with the TPS54331 device allows for a wide range of output filter configurations. A large range of capacitor values and types of dielectric are supported. The design example uses ceramic X5R dielectric output capacitors, but other types are supported.

A Type II compensation scheme is recommended for the TPS54331 device. The compensation components are selected to set the desired closed-loop crossover frequency and phase margin for output filter components. The Type II compensation has the following characteristics: a DC gain component, a low frequency pole, and a mid frequency zero-pole pair.

Use Equation 16 to calculate the DC gain.

$$G_{DC} = \frac{V_{ggm} \times V_{REF}}{V_{O}}$$

where

• 
$$V_{ggm} = 800$$
  
•  $V_{REF} = 0.8 \text{ V}$  (16)

Use Equation 17 to calculate the low-frequency pole.

$$V_{PO} = 1/(2 \times \pi \times R_{OO} \times C_Z)$$
(17)

Use Equation 18 to calculate the mid-frequency zero.

$$F_{Z1} = 1/(2 \times \pi \times R_Z \times C_Z)$$
(18)

Use Equation 19 to calculate the mid-frequency pole.

$$F_{P1} = 1/(2 \times \pi \times R_Z \times C_P)$$
(19)

The first step is to select the closed-loop crossover frequency. In general, the closed-loop crossover frequency should be less than 1/8 of the minimum operating frequency. However, for the TPS54331 device, not exceeding 25 kHz for the maximum closed-loop crossover frequency is recommended. The second step is to calculate the required gain and phase boost of the crossover network. By definition, the gain of the compensation network must be the inverse of the gain of the modulator and output filter. For this design example, where the ESR zero is much higher than the closed-loop crossover frequency, the gain of the modulator and output filter can be approximated by Equation 20.

Gain = 
$$-20 \log(2 \times \pi \times R_{SENSE} \times F_{CO} \times C_O)$$

where

- $R_{SENSE} = 1 \Omega / 12$
- F<sub>CO</sub> = Closed-loop crossover frequency

• 
$$C_O = \text{Output capacitance}$$
 (20)

Use Equation 21 to calculate the phase loss.

PL = 
$$a \tan(2 \times \pi \times F_{CO} \times R_{ESR} \times C_O) - a \tan(2 \times \pi \times F_{CO} \times R_O \times C_O)$$

where

• R<sub>ESR</sub> = Equivalent series resistance of the output capacitor

$$\bullet \quad \mathsf{R}_{\mathsf{O}} = \mathsf{V}_{\mathsf{O}} / \mathsf{I}_{\mathsf{O}} \tag{21}$$



The measured overall loop-response for the circuit is given in Figure 16. The actual closed-loop crossover frequency is higher than intended at about 25 kHz which is primarily because variation in the actual values of the output filter components and tolerance variation of the internal feed-forward gain circuitry. Overall, the design has greater than 60 degrees of phase margin and will be completely stable over all combinations of line and load variability.



Now that the phase loss is known, the required amount of phase boost to meet the phase margin requirement can be determined. Use Equation 22 to calculate the required phase boost.

$$PB = (PM - 90 \deg) - PL$$

where

A zero-pole pair of the compensation network will be placed symmetrically around the intended closed-loop frequency to provide maximum phase boost at the crossover point. The amount of separation can be calculated with Equation 23. Use Equation 24 and Equation 25 to calculate the resultant zero and pole frequencies.

$$k = \tan\left(\frac{PB}{2} + 45\deg\right) \tag{23}$$

$$F_{Z1} = \frac{F_{CO}}{k} \tag{24}$$

$$F_{P1} = F_{CO} \times k \tag{25}$$

The low-frequency pole is set so that the gain at the crossover frequency is equal to the inverse of the gain of the modulator and output filter. Because of the relationships established by the pole and zero relationships, use Equation 26 to calculate the value of  $R_7$ .

$$R_Z = \frac{2 \times \pi \times F_{CO} \times V_O \times C_O \times R_{OA}}{GM_{ICOMP} \times V_{ggm} \times V_{REF}}$$

where

- V<sub>O</sub> = Output voltage
- C<sub>O</sub> = Output capacitance
- F<sub>CO</sub> = Desired crossover frequency
- $R_{OA} = 8 M\Omega$
- GM<sub>COMP</sub> = 12 A/V
- $V_{ggm} = 800$

• 
$$V_{REF} = 0.8 \text{ V}$$
 (26)

With the value of R<sub>Z</sub> known, use Equation 27 and Equation 28 to calculate the values of C<sub>Z</sub> and C<sub>P</sub>.

$$C_Z = \frac{1}{2 \times \pi \times F_{Z1} \times R_z} \tag{27}$$

$$C_P = \frac{1}{2 \times \pi \times F_{P1} \times R_z} \tag{28}$$

For this design, the two 47- $\mu$ F output capacitors are used. For ceramic capacitors, the actual output capacitance is less than the rated value when the capacitors have a DC bias voltage applied which occurs in a DC-DC converter. The actual output capacitance may be as low as 54  $\mu$ F. The combined ESR is approximately 0.001  $\Omega$ .

Using Equation 20 and Equation 21, the output stage gain and phase loss are equivalent as:

Gain = -2.26 dB

PL = -83.52 degrees

For 70 degrees of phase margin, Equation 22 requires 63.52 degrees of phase boost.

Use Equation 23, Equation 24, and Equation 25 to calculate the zero and pole frequencies of the following values:

 $F_{Z1} = 5883 \text{ Hz}$ 

 $F_{P1} = 106200 \text{ Hz}$ 



Use Equation 26, Equation 27, and Equation 28 to calculate the values of R<sub>Z</sub>, C<sub>Z</sub>, and C<sub>P</sub>.

$$Rz = \frac{2 \times \pi \times 25000 \times 3.3 \times 54 \times 10^{-6} \times 8 \times 10^{6}}{12 \times 800 \times 0.8} = 29.2 \text{ k}\Omega$$
 (29)

$$C_Z = \frac{1}{2 \times \pi \times 6010 \times 29200} = 928 \text{ pF}$$
 (30)

$$Cp = \frac{1}{2 \times \pi \times 103900 \times 29200} = 51 \text{ pF}$$
 (31)

Referring to Figure 10 and using standard values for R3, C6, and C7, the calculated values are as follows:

 $R3 = 29.4 k\Omega$ 

C6 = 1000 pF

C7 = 47 pF

#### 9.2.2.8 Bootstrap Capacitor

Every TPS54331 design requires a bootstrap capacitor, C4. The bootstrap capacitor must have a value of 0.1  $\mu$ F. The bootstrap capacitor is located between the PH pin and BOOT pin. The bootstrap capacitor should be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

#### 9.2.2.9 Catch Diode

The TPS54331 device is designed to operate using an external catch diode between the PH and GND pins. The selected diode must meet the absolute maximum ratings for the application. The reverse voltage must be higher than the maximum voltage at the PH pin, which is  $V_{\text{IN}(\text{MAX})} + 0.5 \text{ V}$ . The peak current must be greater than  $I_{\text{OUT}(\text{MAX})}$  plus half the peak-to peak-inductor current. The forward-voltage drop should be small for higher efficiencies. The catch diode conduction time is (typically) longer than the high-side FET on time, so attention paid to diode parameters can make a marked improvement in overall efficiency. Additionally, check that the selected device is capable of dissipating the power losses. For this design, a Diodes, Inc. B340A was selected, with a reverse voltage of 40 V, forward current of 3 A, and a forward-voltage drop of 0.5 V.

#### 9.2.2.10 Output Voltage Limitations

Because of the internal design of the TPS54331 device, any given input voltage has both upper and lower output voltage limits. The upper limit of the output-voltage set point is constrained by the maximum duty cycle of 91% and is calculated with Equation 32.

$$V_{O(MAX)} = 0.91 \times \left( \left( V_{IN(MIN)} - I_{O(MAX)} \times R_{DS(on)max} \right) + V_{D} \right) - \left( I_{O(MAX)} \times R_{L} \right) - V_{D}$$

where

- V<sub>IN(MIN)</sub> = Minimum input voltage
- I<sub>O(MAX)</sub> = Maximum load current
- V<sub>D</sub> = Catch diode forward voltage
- R<sub>L</sub> = Output inductor series resistance (32)

The equation assumes the maximum ON resistance for the internal high-side FET.

The lower limit is constrained by the minimum controllable on time which can be as high as 130 ns. Use Equation 33 to calculate the approximate minimum output voltage for a given input voltage and minimum load current.

$$V_{O(MIN)} = 0.089 \times \left( \left( V_{IN(MAX)} - I_{O(MIN)} \times R_{DS(on)min} \right) + V_D \right) - \left( I_{O(MIN)} \times R_L \right) - V_D$$

where

- V<sub>IN(MAX)</sub> = Maximum input voltage
- I<sub>O(MIN)</sub> = Minimum load current
- V<sub>D</sub> = Catch diode forward voltage
- R<sub>L</sub> = Output inductor series resistance (33)



The nominal on-resistance for the high-side FET in Equation 33 is assumed. Equation 33 accounts for the worst case variation of operating-frequency set point. Any design operating near the operational limits of the device should be carefully checked to ensure proper functionality.

#### 9.2.2.11 Power Dissipation Estimate

The following formulas show how to estimate the device power dissipation under continuous-conduction mode (CCM) operations. These formulas should not be used if the device is working in the discontinuous-conduction mode (DCM) or pulse-skipping Eco-mode.

The device power dissipation includes:

1. Conduction loss:

$$Pcon = I_{OUT}^{2} \times R_{DS(on)} \times V_{OUT} / V_{IN}$$

where

- I<sub>OUT</sub> s the output current (A)
- R<sub>DS(on)</sub> is the on-resistance of the high-side MOSFET (Ω)
- V<sub>OUT</sub> is the output voltage (V)
- V<sub>IN</sub> is the input voltage (V)
- 2. Switching loss:

$$Psw = 0.5 \times 10^{-9} \times V_{IN}^2 \times I_{OUT} \times f_{SW}$$

where

- f<sub>SW</sub> is the switching frequency (Hz)
- 3. Gate charge loss:

$$Pgc = 22.8 \times 10^{-9} \times f_{SW}$$

4. Quiescent current loss

$$Pq = 0.11 \times 10^{-3} \times V_{IN}$$

Therefore:

$$Ptot = Pcon + Psw + Pgc + Pq$$

where

Ptot is the total device power dissipation (W)

For given T<sub>A</sub>:

$$T_J = T_A + Rth \times Ptot$$

where

- T<sub>J</sub> is the junction temperature (°C)
- T<sub>A</sub> is the ambient temperature (°C)
- Rth is the thermal resistance of the package (°C/W)

For given  $T_{JMAX} = 150$ °C:


$$T_{AMAX} = T_{JMAX} - Rth \times Ptot$$

where


- T<sub>JMAX</sub> is maximum junction temperature (°C)
- T<sub>AMAX</sub> is maximum ambient temperature (°C)



### 9.2.3 Application Curves








Submit Documentation Feedback

Copyright © 2008–2014, Texas Instruments Incorporated





### 10 Power Supply Recommendations

The devices are designed to operate from an input-voltage supply range between 3.5 V and 28 V. This input supply should be well regulated. If the input supply is located more than a few inches from the converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of  $100~\mu F$  is a typical choice.

### 11 Layout

#### 11.1 Layout Guidelines

The VIN pin should be bypassed to ground with a low-ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode. The typical recommended bypass capacitor is 10-μF ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the source of the anode of the catch diode. Figure 25 shows a PCB layout example. The GND pin should be tied to the PCB ground plane at the pin of the device. The source of the low-side MOSFET should be connected directly to the top side PCB ground area used to tie together the ground sides of the input and output capacitors as well as the anode of the catch diode. The PH pin should be routed to the cathode of the catch diode and to the output inductor. Because the PH connection is the switching node, the catch diode and output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. For operation at full rated load, the top-side ground area must provide adequate heat dissipating area. The TPS54331 device uses a fused lead frame so that the GND pin acts as a conductive path for heat dissipation from the die. Many applications have larger areas of internal or back-side ground plane available, and the top-side ground area can be connected to these areas using multiple vias under or adjacent to the device to help dissipate heat. The additional external components can be placed approximately as shown. Obtaining acceptable performance with alternate layout schemes may be possible, however this layout has been shown to produce good results and is intended as a guideline.



#### 11.2 Layout Example




Figure 25. TPS54331 deviceD Board Layout

### 11.3 Electromagnetic Interference (EMI) Considerations

As EMI becomes a rising concern in more and more applications, the internal design of the TPS54331 device includes features to reduce the EMI. The high-side MOSFET gate drive is designed to reduce the PH pin voltage ringing. The internal IC rails are isolated to decrease the noise sensitivity. A package bond wire scheme is used to lower the parasitics effects.

To achieve the best EMI performance, external component selection and board layout are equally important. Follow the steps listed in the *Detailed Design Procedure* section to prevent potential EMI issues.



### 12 Device and Documentation Support

### 12.1 Custom Design with WEBENCH Tools

Create a Custom Design with WEBENCH Tools

#### 12.2 Device Support

#### 12.2.1 Development Support

For the WEBENCH Software Tool, go to www.Tl.com/WEBENCH.

#### 12.3 Trademarks

Eco-mode, PowerPAD are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS54331D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	54331	Samples
TPS54331DDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54331	Samples
TPS54331DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54331	Samples
TPS54331DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	54331	Samples
TPS54331DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	54331	Samples
TPS54331DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	54331	Samples
TPS54331GDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	54331	Samples

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS54331:

Automotive: TPS54331-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54331DDAR	SO PowerPAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS54331DR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TPS54331GDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 3-Jun-2022




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54331DDAR	SO PowerPAD	DDA	8	2500	356.0	356.0	35.0
TPS54331DR	SOIC	D	8	2500	340.5	336.1	25.0
TPS54331GDR	SOIC	D	8	2500	340.5	336.1	25.0

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 3-Jun-2022

### **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS54331D	D	SOIC	8	75	507	8	3940	4.32
TPS54331DDA	DDA	HSOIC	8	75	506.6	8	3940	4.32
TPS54331DG4	D	SOIC	8	75	507	8	3940	4.32




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



# DDA (R-PDSO-G8)

# PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



# DDA (R-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-5/L 05/12

NOTE: A. All linear dimensions are in millimeters



# DDA (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated