

STB13N80K5, STF13N80K5, STP13N80K5, STW13N80K5

N-channel 800 V, 0.37 Ω typ., 12 A MDmesh™ K5 Power MOSFETs in D²PAK, TO-220FP, TO-220 and TO-247

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STB13N80K5			12 A	190 W
STF13N80K5	800 V	0.45 Ω		35 W
STP13N80K5	000 V	0.45 12		190 W
STW13N80K5				190 00

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

These very high voltage N-channel Power MOSFETs are designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STB13N80K5		D²PAK	Tape and reel
STF13N80K5	42N00KE	TO-220FP	
STP13N80K5	13N80K5	TO-220	Tube
STW13N80K5		TO-247	

September 2017 DocID024348 Rev 4 1/23

Contents

1	Electric	al ratings	3
2		cal characteristics	
	2.1		
3	Test cir	·cuits	10
4	Packag	e information	11
	4.1	D ² PAK (TO-263) type A package information	
	4.2	TO-220FP package information	14
	4.3	TO-220 type A packing information	16
	4.4	TO-247 package information	18
	4.5	D ² PAK type A packing information	20
5	Revisio	n history	22



1 Electrical ratings

Table 2: Absolute maximum ratings

		Value		
Symbol	Parameter	D ² PAK, TO-220, TO-247	TO-220FP	Unit
Vgs	Gate-source voltage	±30		V
I_D	Drain current (continuous) at T _C = 25 °C	12	12 ⁽¹⁾	Α
ΙD	Drain current (continuous) at T _C = 100 °C	7.6	7.6 ⁽¹⁾	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	48	48 (1)	Α
Ртот	Total dissipation at T _C = 25 °C	190	35	W
Viso	Insulation withstand voltage (RMS) from all three leads to external heat-sink (t = 1 s, T_C = 25 °C)		2500	V
dv/dt (3)	Peak diode recovery voltage slope	4.5	\	
dv/dt (4)	MOSFET dv/dt ruggedness	edness 50		V/ns
T _j Operating junction temperature range		55 1- 450		°C
T _{stg}	Storage temperature range	-55 to 150		

Notes:

Table 3: Thermal data

Cumbal	Parameter		Unit					
Symbol	Parameter	D ² PAK	TO-220	TO-220FP	TO-247	Unit		
R _{thj-case}	Thermal resistance junction-case	0.66		3.57	0.66	°C/W		
R _{thj-amb}	Thermal resistance junction-ambient	6		62.5		62.5	50	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	30				°C/W		

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	4	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	148	mJ



⁽¹⁾Limited by package.

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}I_{SD} \leq$ 12 A, di/dt =100 A/µs; V_{DS} peak < $V_{(BR)DSS}.$

 $^{^{(4)}}V_{DS} \le 640 \text{ V}.$

⁽¹⁾When mounted on FR-4 board of 1 inch², 2 oz Cu.

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	800			V
	Zaro goto voltago drain	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{C} = 125 \text{ ° C}^{(1)}$			50	μΑ
Igss	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DD} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 6 A		0.37	0.45	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	870	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	50	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{GS} = 0 V, V _{DS} = 0 to 640 V	1	110	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	VGS = 0 V, VDS = 0 to 640 V	-	43	-	pF
R_g	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	5	-	Ω
Q_g	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 2.5 \text{ A}$	-	29	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V	-	7	-	nC
Q_{gd}	Gate-drain charge	(see Figure 22: "Test circuit for gate charge behavior")	-	18	-	nC

Notes:

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}}$ Co_(tr) is a constant capacitance value that gives the same charging time as Coss while Vps is rising from 0 to 80% Vpss

 $^{^{(2)}}$ Co_(er) is a constant capacitance value that gives the same stored energy as Coss while V_{DS} is rising from 0 to 80% V_{DSS}.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 400 \text{ V}, I_D = 6 \text{ A},$	-	16	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	ı	16	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 21: "Test circuit for resistive load switching	ı	42	-	ns
t _f	Fall time	times" and Figure 26: "Switching time waveform")	-	16	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		14	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		ı		56	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 12 A, V _{GS} = 0 V	ı		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	1	406		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see <i>Figure 23: "Test circuit</i>	-	5.7		μC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	1	28		А
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	600		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see <i>Figure 23: "Test circuit</i>	-	7.9		μC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	-	26		А

Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS} = ±1 mA, I_{D} = 0 A	±30	1		V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


⁽¹⁾Pulse width limited by safe operating area


 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%


2.1 Electrical characteristics (curves)


















DocID024348 Rev 4


6/23





















Figure 16: Normalized gate threshold voltage vs temperature AM15696v1 VGS(th) (norm ID=100μA 1.2 0.8 0.6 0.4 0.2 0 150 TJ(°C) -100 -50 50 100










DocID024348 Rev 4





3 Test circuits











4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 D²PAK (TO-263) type A package information

E C2 E1 E2

THERMAL PAD

SEATING PLANE
COPLANARITY A1

R

GAUGE PLANE
V2

0079457_24

Figure 27: D²PAK (TO-263) type A package outline

Table 10: D²PAK (TO-263) type A package mechanical data

mm						
Dim.	Min.	Тур.	Max.			
А	4.40		4.60			
A1	0.03		0.23			
b	0.70		0.93			
b2	1.14		1.70			
С	0.45		0.60			
c2	1.23		1.36			
D	8.95		9.35			
D1	7.50	7.75	8.00			
D2	1.10	1.30	1.50			
E	10.00		10.40			
E1	8.50	8.70	8.90			
E2	6.85	7.05	7.25			
е		2.54				
e1	4.88		5.28			
Н	15.00		15.85			
J1	2.49		2.69			
L	2.29		2.79			
L1	1.27		1.40			
L2	1.30		1.75			
R		0.40				
V2	0°		8°			

9.75

16.9

2.54

5.08

Figure 28: D²PAK (TO-263) type A recommended footprint (dimensions are in mm)

4.2 TO-220FP package information

Figure 29: TO-220FP package outline




Table 11: TO-220FP package mechanical data

Table 11. 10-22011 package mechanical data			
Dim.	mm		
	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

4.3 TO-220 type A packing information

Figure 30: TO-220 type A package outline




Table 12: TO-220 type A package mechanical data

	Table 12. 10-220 type A	package mechanical da	ıa	
Dim.	mm			
	Min.	Тур.	Max.	
А	4.40		4.60	
b	0.61		0.88	
b1	1.14		1.55	
С	0.48		0.70	
D	15.25		15.75	
D1		1.27		
E	10.00		10.40	
е	2.40		2.70	
e1	4.95		5.15	
F	1.23		1.32	
H1	6.20		6.60	
J1	2.40		2.72	
L	13.00		14.00	
L1	3.50		3.93	
L20		16.40		
L30		28.90		
øΡ	3.75		3.85	
Q	2.65		2.95	

4.4 TO-247 package information

Figure 31: TO-247 package outline





Table 13: TO-247 package mechanical data

Table 13. 10-247 package mechanical data			
Dim.	mm		
	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

4.5 D²PAK type A packing information

Figure 32: D²PAK type A tape outline






Figure 33: D²PAK type A reel outline

Table 14: D2PAK type A tape and reel mechanical data

Таре		Reel			
Dim.	mm		D:	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk qu	uantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

5 Revision history

Table 15: Document revision history

Date	Revision	Changes
07-Mar-2013	1	First release.
		Updated Figure 1: Internal schematic diagram.
27-Mar-2013	2	Minor text changes.
		Document status promoted from preliminary data to production data.
		- Modified: E _{AS} value, the entire typical values on <i>Table 5, 6</i> and 7
15-Apr-2013	3	- Inserted: Section 2.1: Electrical characteristics (curves)
		- Minor text changes
		Added: TO-247 package.
		Updated title, features and description.
		Updated Figure 13: "Static drain-source on-resistance".
		Updated Table 2: "Absolute maximum ratings", Table 5: "On/off-
25-Sep-2017	4	state", Table 6: "Dynamic" and Table 8: "Source-drain diode".
		Added Figure 8: "Safe operating area for TO-247" and Figure 9:
		"Thermal impedance for TO-247".
		Updated Section 4.4: "TO-247 package information".
		Minor text changes.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

